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Silicon avalanche photodiode was fabricated by 0.18m 
CMOS process and was characterized. The bandwidth of 
10GHz with the sensitivity of 0.1A/W was achieved with 
the electrode spacing of 0.84m and the detection area 
of 10x10m2. 
Introduction 
Short-distance optical data transmission has been widely 
studied for realizing board-to-board and chip-to-chip 
high-speed data transmissions. In these applications, 
short wavelength vertical cavity surface emitting lasers 
(VCSELs) and Si photodiodes (PDs) are used for low-
cost system configuration. Si PDs fabricated by 
complementary metal oxide semiconductor (CMOS) 
process are promising optical devices for easy 
integration with electronic circuits without any process 
modification, and avalanche photodiode fabricated by 
CMOS process (CMOS-APD) has been developed for 
optical interconnection applications [1-5]. The CMOS-
APDs with the bandwidth over 1 GHz and the avalanche 
gain of more than 100 have been proposed and realized.  
 Here we report a CMOS-APD with 10 GHz 
bandwidth with 0.05 A/W responsivity and the gain-
bandwidth product of 350 GHz.  
 
Structure 
Figure 1 shows the structure of the CMOS-APD 
fabricated by a standard 0.18 m CMOS process. The 
device is triple-well structure and is the same with 





are alternatively arranged and then the electrodes are 
interdigital structure. The light is illuminated from the 
top of the device. Since the P-substrate and the deep 
Nwell are electrically shorted, the photogenerated holes 
generated there move to the p
+
-layers on the P-substrate, 
and the photo-generated electrons generated there move 
to the n
+
-layers on the Nwell, which are recombined and 
don’t contribute to the photocurrent. This structure is 
very useful for high-speed operation because the transit 
speed of the carriers photogenerated in the deep Nwell 
and the substrate is very slow due to weak electric field. 
As a result, the photogenerated carriers generated in the 
Pwell and the n
+
-layers on the Pwell contribute to the 
photocurrent. 
 We have fabricated CMOS-APDs for the purpose of 
high-speed operation, and we reported 7 GHz bandwidth 
of the CMOS-APD with the detection area SPD = 
20 x 20 m2 and the PAD size for RF probing SPAD = 
80 x 70 m2 [6]. The bandwidth is enhanced with 
decreasing the electrode spacing LS due to decreased 
carrier transit time, and is also enhanced with decreasing 
the detection area and the PAD size for RF probing due 
to decreased depletion capacitance and the PAD 
capacitance, respectively. In this study, we fabricated the 
CMOS-APD with the electrode spacing LS = 0.84 m 
and 1.00 m, the detection area SPD = 10 x 10 m
2
 and 
the PAD size for RF probing SPAD = 30 x 30 m
2
, which 
is the minimum size for RF probing, to further enhance 
the bandwidth. The photograph of the fabricated CMOS-
APD is shown in Fig. 2. 
 
Characterization 
Figure 3 shows the I-V characteristics (left axis) of the 
CMOS-APD. The dark current at a low bias is about 
10 pA, and the breakdown voltage is 9.1 V. Under light 
illumination ( = 830 nm, 20 W), the current is almost 
constant for the bias voltage below 6 V, and is gradually 
increased; especially when the bias voltage is above 8 V, 
the current is significantly increased due to avalanche 
amplification, which occurs around the interface 
between the Pwell and the n
+
-layers. The photocurrent of 
the CMOS-APD with the electrode spacing LS = 0.84 m 
is lower than that with LS = 1.00 m because the 
increased number of electrodes block the light incident 
into the device.  
 
Fig.1: Typical structure of a CMOS-APD. 
 
































 The responsivity is also shown in Fig. 3 (right axis). 
The responsivity at 0 V bias is 3.6 mA/W and 6.6 mA/W 
for LS = 0.84 m and LS = 1.00 m, respectively, and is 
increased due to the avalanche amplification, and the 
responsivity of about 1.0 A/W was achieved about 9 V 
bias voltage. 
 Figure 4 shows the frequency response of the 
CMOS-APD with the electrode spacing LS = 0.84 m. In 
the measurement, a laser light with the wavelength of 
830 nm is intensity modulated by an electro-optic 
modulator with the bandwidth of more than 25 GHz, and 
the frequency response of the modulator and RF cables 
are compensated by using a commercial GaAs PIN 
photodiode with the nominal bandwidth of 30 GHz. The 
largest bandwidth of 10 GHz is achieved at 8.3 V.  
 Figure 5 is the relationship between the bandwidth 
and the avalanche gain. The bandwidth is maximized 
when the avalanche gain is about 10, and the maximum 
bandwidth of 10 GHz is achieved for the electrode 
spacing LS = 0.84 m. The gain-bandwidth product is 
350 GHz for the two CMOS-APDs. Since the 
responsivity of the CMOS-APD at 0 V bias is quite low 
as is shown in Fig. 3, the responsivity under avalanche 
amplification is also low regardless of large avalanche 
gain. We also plot the bandwidth against the responsivity 
in Fig. 6. The maximum bandwidth of 10 GHz is 
obtained with the sensitivity of around 0.05A/W. The 
bandwidth-responsivity product is 3.0 GHz x A/W and 
1.2 GHz x A/W for the CMOS-APD with the electrode 
spacing LS = 1.00 m and LS = 0.84 m, respectively. 
 
Conclusions 
The CMOS-APD with 10 GHz bandwidth and 0.05 A/W 
responsivity is realized by narrowing the electrode 
spacing and decreasing the detection area and the PAD 
size for RF probing.  
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Fig. 3: Measured I-V charactristics and responsivity of 
the CMOS-APD. 
 
Fig. 4: Frequency response of the CMOS-APD. 
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Fig. 5: Bandwidth against avalanche gain. 
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